

**This Page is Inserted by IFW Indexing and Scanning
Operations and is not part of the Official Record**

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☐ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** _____

IMAGES ARE BEST AVAILABLE COPY.

As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.

JUN 07 2004
 (Use severals)

JUN 07 2004

(Use several sheets if necessary)

SERIAL NO.

09/731.060

NEVILL et al.

TC/A.U.

2122

[illegible]

RECEIVED

~~JUN 10 2004~~

Technology Center 2100

[illegible]


23	IBM Technical Disclosure Bulletin, March 1988, pp 308-309, "System/370 Emulator Assist Processor For a Reduced Instruction Set Computer".
23	IBM Technical Disclosure Bulletin, July 1986, pp 548-549, "Full Function Series/1 Instruction Set Emulator".
23	IBM Technical Disclosure Bulletin, March 1994, pp 605-606, "Real-Time CISC Architecture HW Emulator On A RISC Processor".
23	IBM Technical Disclosure Bulletin, March 1998, p272, "Performance Improvement Using An EMULATION Control Block".
23	IBM Technical Disclosure Bulletin, January 1995, pp537-540, "Fast Instruction Decode For Code Emulation on Reduced Instruction Set Computer/Cycles Systems".
23	IBM Technical Disclosure Bulletin, February 1993, pp231-234, "High Performance Dual Architecture Processor".

Date Considered

8/17/2004

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to application.

BEST AVAILABLE COPY Form PTO-FB-A820 (Also PTO-1449)



INFORMATION DISCLOSURE
CITATION

(Use several sheets if necessary)

ATTY. DOCKET NO.

550-192

APPLICANT

NEVILL et al.

FILING DATE

December 7, 2000

SERIAL NO.

09/731,060

TC/A.U.

2122

28	IBM Technical Disclosure Bulletin, August 1989, pp40-43, "System/370 I/O Channel Program Channel Command Word Prefetch".
28	IBM Technical Disclosure Bulletin, June 1985, pp305-306, "Fully Microcode-Controlled Emulation Architecture".
28	IBM Technical Disclosure Bulletin, March 1972, pp3074-3076, "Op Code and Status Handling For Emulation".
	IBM Technical Disclosure Bulletin, August 1982, pp954-956, "On-Chip Microcoding of a Microprocessor With Most Frequently Used Instructions of Large System and Primitives Suitable for Coding Remaining Instructions".
	IBM Technical Disclosure Bulletin, April 1983, pp5576-5577, "Emulation Instruction".
	Excerpts from the book ARM System Architecture by S. Furber.
	Excerpts from the book Computer Architecture: A Quantitative Approach by Hennessy et al.
	Excerpts from the book The Java Virtual Machine Specification by Tim Lindholm et al., 1 st and 2 nd editions.

RECEIVED

JUN 1 0 2004

Technology Center 2100

*Examiner

Date Considered

8/20/2004


Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to application.

BEST AVAILABLE COPY

Form PTO-FB-A820 (Also PTO-1449)

INFORMATION DISCLOSURE
CITATION

(Use several sheets if necessary)



Atty. Docket N .

Serial No.

550-192

09/731,060

Applicant

NEVILL

Filing Dat

Gr up

December 7, 2000

2122

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL	DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
LS	3,889,243	6/1975				
LS	4,236,204	11/1980				
LS	4,587,632	5/1986				
LS	4,969,091	11/1990				
LS	4,922,414	5/1990				
LS	5,136,696	8/1992				
LS	5,455,775	10/1995				
LS	5,619,665	4/1997				
LS	5,638,525	6/1997				
LS	5,659,703	8/1997				
LS	5,740,461	4/1998				
LS	5,742,802	4/1998				
LS	5,752,035	5/1998				
LS	5,784,584	7/1998				
LS	5,809,336	9/1998				
LS	5,838,948	11/1998				
LS	5,875,336	2/1999				
LS	5,892,966	4/1999				
LS	5,925,123	7/1999				
LS	5,926,832	7/1999				
LS	5,937,193	8/1999				
LS	5,953,741	9/1999				
LS	6,003,126	12/1999				
LS	6,009,499	12/1999				
LS	6,009,509	12/1999				
LS	6,014,723	1/2000				
LS	6,021,469	2/2000				
LS	6,026,485	2/2000				
LS	6,031,992	2/2000				
LS	6,038,643	3/2000				
LS	6,070,173	5/2000				
LS	6,088,786	7/2000				
LS	6,122,638	9/2000				
LS	6,125,439	9/2000				
LS	6,148,391	11/2000				
LS	6,298,434	10/2001				
LS	6,317,872	11/2001				
LS	6,338,134	1/2002				
LS	6,349,377	2/2002				
LS	6,374,286	4/2002				
LS	6,606,743	8/2003				

RECEIVED

APR 01 2004

Technology Center 2100

*Examiner

Date Considered

8/27/2004

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

INFORMATION DISCLOSURE
CITATION

(Use several sheets if necessary)



Atty. Docket No.

550-192

Applicant

NEVILL

Filing Date

D c m b r 7, 2000

Serial No.

09/731,060

Group

2122

RECEIVED

APR 01 2004

Technology Center 2100

FOREIGN PATENT DOCUMENTS

TRANSLATION

DOCUMENT	DATE	COUNTRY	CLASS	SUBCLASS	YES	NO

OTHER DOCUMENTS (including Author, Title, Date, Pertinent pages, etc.)

	H. Stone, Chapter 12 - "A Pipeline Push-Down Stack Computer", 1969, pages 235-249
24	C. Glossner et al, "Delft-Java Link Translation Buffer", 8/1998
24	N. Vijaykrishnan et al, "Object-Oriented Architectural Support For a Java Processor" 1998, pages 330-355
24	C. Glossner et al, "The Delft-Java Engine: An Introduction", 8/1997
24	K. Ebcioglu et al, "A Java ILP Machine Based On Fast Dynamic Compilation", 1/1997, pages 1-13
24	A. Wolfe, "First Java-specific chip takes wing" <i>EETimes</i> - 1997
24	Y. Patt, <i>Introduction to Computer Systems From Bits and Gates to C and Beyond</i> , 1999, pages 1-517
24	M. Ertl, "Stack Caching for Interpreters" 1994, pages 1-13
24	M. Ertl, "Stack Caching for Interpreters" 1995, pages 1-13
24	M. Ertl, "Implementation of Stack-Based Languages on Register Machines" 4/1996, pages 1-4
24	J. O'Connor et al, "PicoJava-I: The Java Virtual Machine in Hardware" <i>IEEE Micro</i> A Case for Intelligent RAM, March/April 1997, pages 45-53
24	K. Andrews et al, "Migrating a CISC Computer Family Onto RISC Via Object Code Translation" 1992, pages 213-222
24	"PicoJava I Microprocessor Core Architecture" 10/1996, pages 1-8, Sun Microsystems
24	M. Ertl, "A New Approach to Forth Native Code Generation" 1992
24	M. Maierhofer et al, "Optimizing Stack Code" 1997, page 49 1 - 9
24	D. Ungar et al, "Architecture of SOAR: Smalltalk on a RISC" The 11 th Annual International Symposium on Computer Architecture, 6/1984, pages 188-197
24	O. Steinbusch, "Designing Hardware to Interpret Virtual Machine Instructions" 2/1998, pages 1-59
24	R. Kapoor et al, "Stack Renaming of the Java Virtual Machine" 12/1996, pages 1-17
24	A. Yonezawa et al, "Implementing Concurrent Object-Oriented Languages in Multicomputers" <i>Parallel and Distributed Technology (Systems and Applications)</i> 5/1993, pages 49-61
24	C. Hsieh et al, "Java Bytecode to Native Code Translation; The Caffeine Prototype and Preliminary Results" <i>IEEE/ACM International Symposium on Microarchitecture</i> , 12/1996, pages 90-97
24	Y. Patt et al, <i>Introduction to Computer Systems From Bits and Gates to C and Beyond</i> , 2001, pages 1-526
24	Sun Microsystems PicoJava Processor Core Data Sheet, 12/1997, pages 1-11
24	H. McGhan et al, PicoJava A Direct Execution Engine for Java Bytecode, 10/1998, pages 22-26
24	C. Glossner et al, "Parallel Processing" Euro-Par 1997: Passau, Germany, 8/1997
24	Y. Patt, <i>Introduction to Computer Systems From Bits and Gates to C and Beyond</i> , 1999, pages 10-12 & 79-82
24	Espresso - The High Performance Java Core Specification, 10/2001, pages 1-33, Aurora VLSI, Inc.
24	J. Gosling, "Java Intermediate Bytecodes" 1995, pages 111-118
24	P. Koopman, Jr. "Stack Computers The New Wave" 1989, pages 1-234
24	M. Mrva et al, "A Scalable Architecture for Multi-Threaded JAVA Applications" Design Automation and Test in Europe, 2/1998, pages 868-874
24	L. Chang et al, "Stack Operations Folding in Java Processors" <i>IEEE Proc. - Comput. Digit. Tech.</i> , Vol. 145, No. 5, pages 333-340 9/1998
24	L. Ton et al, Proceedings of the '97 International Conference on Parallel and Distributed Systems, "Instruction Folding in Java Processor", pages 138-143, 12/1997

*Examiner


Date Considered

8/18/2004

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

INFORMATION DISCLOSURE
CITATION TYPE JC139

(Use several sheets if necessary)



Atty. Docket No.

550-192

Applicant

NEVILL

Filing Date

December 7, 2000

Serial No.

09/731,060

Group

2122

24	K. Buchenrieder et al, "Scalable Processor Architecture for Java With Explicit Thread Support" <i>Electronics Letters</i> Vol. 33, No. 18, pages 1532+, 8/1997
24	C. Chung et al, Proceedings of the '98 International Conference on Parallel and Distributed Systems, "A Dual Threaded Java Processor for Java Multithreading" pages 693-700, 12/1998
24	I. Kazi et al, "Techniques for Obtaining High Performance in Java Programs" 9/2000, pages 213-240
24	R. Kiebertz, "A RISC Architecture for Symbolic Computation" 1987, pages 146-155
24	M. Berekovic et al, "Hardware Realization of a Java Virtual Machine for High Performance Multimedia Applications" <i>Signal Processing Systems SIPS 98</i> , pages 479-488, 1997
24	P. Deutsch, "Efficient Implementation of the Smalltalk-80 System" 1983, pages 297-302
24	"Rockwell Produces Java Chip" 9/1997, CNET NEWS.COM
24	Y. Patt et al, <i>Introduction to Computing Systems from Bits and Gates to C and Beyond</i> , 2001, pages 1-16, 91-118 & 195-209

RECEIVED

APR 01 2004

Technology Center 2100

39

*Examiner

Date Considered

8-19-2004

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to application.